ABSTRACT This comprehensive study of the horizontally p-type stacked nanosheets inversion mode thinfilm transistor with gate-all-around (SNS-GAATFT) and multi-gate (SNS-TFT) structures. The stacked nanosheets device structure, fabrication, and electrical characteristics are analyzed. The SNS-GAATFT reveals better performance to multi-gate SNS-TFT. The proposed inversion mode SNS-TFT has properties of the easy process with low cost and compatible with all 3-D Si CMOS and AMOLED applications. Moreover, the SNS-GAATFT is suitable for future monolithic 3-D IC for 2015's ITRS technology roadmap for the year 2024-2030.
I. INTRODUCTION
To reduce the cost and enrich the smartphone, more functions are required to embed on a glass substrate of LCD and OLED display, which are called system on panel (SOP). Therefore, high-performance TFT is favorable, and multi-gate TFT is a strong candidate to enhance transistor characteristics. The multi-gate structure, such as tri-gate [1] , and gateall-around [2] , [3] with ultra-thin body channel [4] , [5] , effectively enhance the gate control of the channel and thus reduce short channel effect (SCE) and leakage current. Recent studies [6] , [7] have used 3D stacking technologies to integrate with multi-gate structures. However, the multi-gate TFT of the nanosheet channel with ultra narrow thickness yields a low conducting area and also has a high parasitic S/D resistance, resulting in the low driving current. Therefore, we provide a horizontally p-type multi-layer stacked nanosheets thin-film transistor with the gate-all-around structure to overcome this low driving current issue. In addition, we used 3D TCAD simulator to verify the SNS-GAATFT nanosheet dimension design. In short, the SNS-TFT suits for high driving current monolithic 3D (M3D) IC and AMOLED applications [8] , [9] . Figure 1 shows the schematic diagram of channel structure and key process flow of the p-type stacked nanosheets thin film transistor (SNS-TFT) and the p-type stacked nanosheets gate-all-around thin film transistor (SNS-GAATFT). The double-channel SNS-GAATFT is fabricated by firstly growing a 400-nm-thick thermal SiO 2 layer on the 6-inch silicon wafer. A 50-nm-thick undoped amorphous silicon (a-Si) layer was deposited by low-pressure chemical vapor deposition (LPCVD) at 550 o C as the bottom channel. Then, the a-Si layer was crystallized by solid-phase recrystallization (SPC) method at 600 o C for 24 hrs in a nitrogen ambient atmosphere, forming large grains. A 30-nm-thick dry oxide was grown to separate two vertically stacked channels. Then, another 50-nm-thick a-Si was deposited by LPCVD and used SPC method as the top channel. The top channel applied oxidation trimming method to form a nanosheet (NS). The active region of the device was patterned by electron beam lithography (EBL) and transferred by reactive-ion etching (RIE). For forming GAA structure, the devices were dipped in BOE solution for suspending nanosheets. Next, a 10-nmthick thermal SiO 2 layer was grown as the gate oxide layer. Then, 200-nm-thick in-situ doped n + poly-Si was formed as a gate electrode, and then patterned by EBL and RIE. The bottom and top channels were both implanted with same BF 2 ions dosage of 5E15 with 90 keV and 30 keV, respectively. Then, the dopant was activated by the rapid thermal annealing (RTA). After RTA, the top and the bottom channel region are doped with same concentration. The concentration of the top and the bottom channel region is confirmed by secondary ion mass spectrometer (SIMS). A 200-nm-thick TEOS was deposited as a passivation layer. Finally, a 300-nm-thick Al-Si-Cu metallization was performed and sintered at 400 o C for 30 minutes. SNS-GAATFT has superior electrical characteristics such as lower off current and higher on/off current ratio, which owing to the gate-all-around structure has better gate control ability. Figure 4 (a)-(b) demonstrates temperature dependence on I D -V G curves for SNS-GAATFT and SNS-TFT devices. The SNS-GAATFT device exhibits the smallest temperature coefficients of V TH (−2 mV/ o C) and SS owing to the better gate control ability. Figure 5 (a)-(c) show the DIBLs, SS and off current at various L G from 0.5µm to 1.0µm for SNS-GAATFT and SNS-TFT devices. The mean value is obtained from results for twenty devices with the same conditions with each L G . The results reveal that the SNS-GAATFT structure can reduce short channel effect.
II. EXPERIMENTAL DETAILS

III. RESULTS AND DISCUSSION
1188 VOLUME 6, 2018 Further detail study, technology computer-aided design (TCAD) simulation results are also utilized to demonstrate the physical inside of the SNS-GAATFT The physical models of Sentaurus TCAD were used to perform 3D simulations, which included density-gradient (DG) model, bandgap narrowing (BGN). The DG model for quantum correction was calibrated to the solution of the Poisson-Schrödinger equations. In order to take the high doping concentration of the source and drain region, the BGN model was comprised. The generation-recombination mechanisms are based on the doping concentration-dependent Shockley-Read-Hall (SRH) recombination model were also considered.
In this study, the nanosheets channel dimension design was analyzed by simulation and experiment, shown in Figure 7 (a)-(b) . Figure 7 (a) plots the simulation results on I on /I off ratio versus the channel thickness and the nanosheet width for the SNS-GAATFT. Reducing the channel thickness and enlarging the nanosheet width improves I on /I off ratio of the SNS-GAATFT. Thinner channel thickness has excellent gate control to reduce I off . Figure 7 (b) experimental results indicate that higher on current at the same off current can be enabled by larger width result from longer channel perimeter for a given track. Figure 8 shows the TCAD simulated results for crosssectional structure of the SNS-GAATFT and SNS-TFT with (a) Off state at V D = −1V, V G = 0V and (b) On state at V D = −1V, V G = −1V. In the off state, the SNS-GAATFT can effective fully deplete hole as a result of the device has better gate control ability. In the on state, the hole density results show that both the top channel and bottom channel of SNS-GAATFT are tri-gate devices. For the SNS-TFT, the top channel is a tri-gate device and the bottom channel is a double gate device.
IV. CONCLUSION
The horizontally p-type stacked nanosheets inversion thinfilm transistor with gate-all-around (SNS-GAATFT) and multi-gate (SNS-TFT) structures are successfully demonstrated. The SNS-GAATFT reveals the better I on /I off ratio, SS, and DIBL. The TCAD simulation results also support the devices experimental performance. The SNS-TFT and SNS-GAATFT are highly promising for 2015's ITRS technology roadmap to the year 2024-2030 [11] . Also, this highperformance SNS-GAATFT and SNS-JLTFT are favorable for AMLCD and AMOLED. 1190 VOLUME 6, 2018
